Senior Digital IC Verification Engineer

Posted 5 Days Ago
Be an Early Applicant
Austin, TX
142K-218K Annually
Mid level
Biotech
The Role
The Senior Digital IC Verification Engineer will lead functional verification for neural recording and stimulation SoCs, focusing on low-power processors and digital signal processing. Responsibilities include developing automation flows, building test benches, debugging, and ensuring code quality through coverage and regression setups.
Summary Generated by Built In

Company Description:

We are creating the future of brain-computer interfaces: building devices now that have the potential to help people with paralysis regain mobility and independence and invent new technologies that could expand our abilities, our community, and our world.

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. 

Job Responsibilities and Description: 

The Senior Digital IC Verification Engineer will be responsible for leading the team efforts on the functional verification of neural recording and stimulation SoCs, which include low-power processors, digital signal processing, hardware accelerators, and analog/mixed-signal IPs. The ideal candidates are people who get excited about building things, are highly analytical, and enjoy tackling new problems regularly

Required Qualifications: 

  • Bachelor of Science (B.S.) degree in computer science or a related field, or equivalent experience
  • Minimum 3 years of experience in digital ASIC verification
  • Excellence in SystemVerilog
  • Experience in developing automation flow and scripts such as Python, Perl, Makefile, Tcl and UNIX shell
  • Experience with code coverage and regression setup

Preferred Qualifications: 

  • Experience working on complex digital systems from architecture, microarchitecture, RTL, verification and physical design using industry standard tools
  • Experience building test benches, testing, and debugging for a complex system-on-chip
  • Experience in formal verification
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++.
  • Experience with IEEE-1801 (UPF) based design simulation flows
  • Experience with low power gate level simulations
  • Exposure with low power formal verification flows
  • Strong hands-on experience in verification methodologies such as UVM
  • Knowledge of ARM/RISC-V processor, AMBA bus
  • Knowledge of power aware verification
  • Experience with FPGA/emulation
  • Experience with lab system bring up, writing diagnostic, and lab debugging
  • Experience with build tools such as CMake and Bazel

Pay Transparency: The following details are for Texas individuals only:

Texas Pay Transparency

$142,000$218,000 USD

For Full-Time Employees, your compensation package will include two major components: salary and equity. Guidance on salary for this role will be determined according to the level at which you enter the organization, with the ability to gain more over time as you contribute. In addition, Full-Time Employees are eligible for the following benefits listed below.

What We Offer:

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity + 401(k) plan *Temporary Employees & Interns excluded
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded

Multiple studies have found that a higher percentage of women and BIPOC candidates won't apply if they don't meet every listed qualification. Neuralink values candidates of all backgrounds. If you find yourself excited by our mission but you don't check every box in the description, we encourage you to apply anyway!

Neuralink provides equal opportunity in all of our employment practices to all qualified employees and applicants without regard to race, color, religion, gender, national origin, age, disability, marital status, military status, genetic information or any other category protected by federal, state and local laws.  This policy applies to all aspects of the employment relationship, including recruitment, hiring, compensation, promotion, transfer, disciplinary action, layoff, return from layoff, training and social, and recreational programs. All such employment decisions will be made without unlawfully discriminating on any prohibited basis.

If you need a reasonable accommodation at any point in the interview process, please let us know. Reasonable accommodations are modifications or adjustments to the application or hiring process that would enable you to fully participate in those processes. Examples of reasonable accommodations include but are not limited to:

  • Documents in alternate formats or read aloud to you
  • Having interviews in an accessible location
  • Being accompanied by a service dog
  • Having a sign language interpreter present for the interview

Top Skills

Perl
Python
Systemc
Systemverilog
Tcl
The Company
HQ: Fremont, CA
367 Employees
On-site Workplace
Year Founded: 2016

What We Do

Neuralink is a team of exceptionally talented people. We are creating the future of brain-machine interfaces: building devices now that will help people with paralysis and inventing new technologies that will expand our abilities, our community, and our world.

Our goal is to build a system with at least two orders of magnitude more communication channels (electrodes) than current clinically-approved devices. This system needs to be safe, it must have fully wireless communication through the skin, and it has to be ready for patients to take home and use on their own. Our device, called the Link, will be able to record from 1024 electrodes and is designed to meet these criteria.

Similar Jobs

Hudson River Trading Logo Hudson River Trading

Experienced FPGA Verification Engineer

Artificial Intelligence • Fintech • Other • Automation
Austin, TX, USA
1000 Employees

NVIDIA Logo NVIDIA

ASIC Verification Engineer

Artificial Intelligence • Hardware • Robotics • Software • Metaverse
Austin, TX, USA
21960 Employees

MIPS Logo MIPS

Senior Design Verification Engineer

Semiconductor • Manufacturing
Austin, TX, USA
630 Employees
125K-195K Annually
Austin, TX, USA
389 Employees

Similar Companies Hiring

Pfizer Thumbnail
Pharmaceutical • Natural Language Processing • Machine Learning • Healthtech • Biotech • Artificial Intelligence
New York, NY
121990 Employees
Takeda Thumbnail
Software • Pharmaceutical • Manufacturing • Healthtech • Biotech • Analytics
Cambridge, MA
50000 Employees
Asimov Thumbnail
Machine Learning • Design • Biotech • Artificial Intelligence
Boston, MA
95 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account