The successful candidate shall utilize advanced CAD tools and mask design knowledge to deliver correct and robust layout that meet stringent analog matching performance, area and power requirements. He or she shall will be working on the latest process technologies. He or she shall work closely with circuit designers to generate high-quality layout in a highly efficient way.
Responsibilities- Work close with circuit designers to optimize the floor plan;
- Perform daily layout editing, DRC/LVS tasks to ensure the quality of the layout;
- Create a solid power grid for better power integrity;
- Work with the circuit designers to optimize the quality of the layout, including but not limited to matching and signal integrity;
- Employ efficient design methodologies to reduce the number of iterations and to deliver the product promptly.
Mandatory Knowledge/Skills/Abilities:
- Extremely familiar with layout editing tools, such as Virtuoso;
- Highly proficient with DRC/LVS/ERC related tools and flows, such as Calibre, PVS (or IC Validator);
- Have extensive experience designing layout in deep sub-micron CMOS technologies, especially FinFET technologies (7nm and 5nm);
- Decent understanding in the issues of electro-migration and IR drop, RC delay, self-heating, capacitive cross-talk, etc.;
- Decent understanding in analog layout requirements, such as matching and shielding;
- Knowledge in automatic P&R or chip-level floor planning and chip-level layout integration.
Preferred Knowledge/Skill/Abilities:
- Decent Understanding in analog design methodologies, including the use of layout constraints;
- Knowledge in performing RC extraction and EM/IR analysis;
- Knowledge in CAD tool setup and maintenance;
- Ability to generate pCell and pyCell to facilitate layout design;
- Excellent communication skills and team spirit to work with members across multiple sites and functionalities;
- Experience in designing layout for high-speed, high-performance analog, and mixed-signal circuits.
Education and Experience Requirements:
- 5-10 years' experience in analog and mixed signal layout design.
歡迎身障求職者
Skills Required
- Extremely familiar with layout editing tools such as Cadence Virtuoso
- Highly proficient with DRC/LVS/ERC tools and flows (e.g., Calibre, PVS, IC Validator)
- Extensive experience designing layout in deep sub-micron CMOS technologies, especially FinFET (7nm and 5nm)
- Understanding of electromigration, IR drop, RC delay, self-heating, and capacitive cross-talk issues
- Understanding of analog layout requirements such as matching and shielding
- Knowledge in automatic place-and-route (P&R), chip-level floorplanning, and layout integration
- 5-10 years' experience in analog and mixed-signal layout design
- Understanding of analog design methodologies and use of layout constraints
- Knowledge in performing RC extraction and EM/IR analysis
- Knowledge in CAD tool setup and maintenance
- Ability to generate pCell and pyCell to facilitate layout design
- Experience designing layout for high-speed, high-performance analog and mixed-signal circuits
- Excellent communication skills and ability to work across multiple sites and functions
Nokia Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Nokia and has not been reviewed or approved by Nokia.
-
Equity Value & Accessibility — Equity programs include a global employee share purchase plan with company matching and multi‑year share awards. These mechanisms broaden participation and tie rewards to long‑term outcomes.
-
Healthcare Strength — Health coverage includes major medical plans with supplementary options such as vision, legal services, and care navigation. The range of offerings indicates comprehensive support for medical needs.
-
Parental & Family Support — A global policy grants paid leave for new parents regardless of gender and provides structured return‑to‑work support. Company‑paid life insurance further strengthens family protection across regions.
Nokia Insights
What We Do
At Nokia, we create technology that helps the world act together. As a trusted partner for critical networks, we are committed to innovation and technology leadership across mobile, fixed and cloud networks. We create value with intellectual property and long-term research, led by the award-winning Nokia Bell Labs. Adhering to the highest standards of integrity and security, we help build the capabilities needed for a more productive, sustainable and inclusive world.
