FPGA Design Engineer

Posted 2 Days Ago
Be an Early Applicant
San Francisco, CA, USA
In-Office
134K-200K Annually
Junior
Other • Robotics
The Role
Develop and verify RTL for next-generation LiDAR FPGA systems, including simulation, testbench development, synthesis, timing closure, system integration, and real-time sensor optimization. Implement low-level logic for FPGA-based SoCs, support hardware debugging and board bring-up, participate in design reviews, and collaborate with firmware and software teams. The role is onsite in San Francisco.
Summary Generated by Built In

At Ouster, we build sensors and tools for engineers, roboticists, and researchers, so they can make the world safer and more efficient. We've transformed LIDAR from an analog device with thousands of components to an elegant digital device powered by one chip-scale laser array and one CMOS sensor. The result is a full range of high-resolution LIDAR sensors that deliver superior imaging at a dramatically lower price. Our advanced sensor hardware and vision algorithms are used in autonomous cars, drones and many other applications. If you’re motivated by solving big problems, we’re hiring key roles across the company and need your help!

As an FPGA Design Engineer on the firmware team, you will contribute directly to the RTL development, verification, and testing that powers our next-generation lidar systems. Working alongside a team of talented engineers, you will implement low-level logic, assist with system integration, and help optimize real-time sensor performance. This role spans core FPGA development, simulation, and software-hardware integration, offering a strong opportunity to build deep technical expertise in a fast-paced environment. In addition, you will work closely with the broader firmware team to collaborate on design reviews and align on technical execution. Strong communication and a desire to learn are required for our entire team! Come build lidar with us!

This is an onsite position based in our San Francisco, CA office. 

BASIC QUALIFICATIONS:
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or equivalent.
  • 2+ years of experience in FPGA development including HDL code development, simulation, test bench development, synthesis, and timing closure.
  • High proficiency in SystemVerilog or Verilog
  • Proficiency in C or C++ programming languages.
  • Hands-on experience with FPGA toolchains for AMD Xilinx (Vivado) or Intel/Altera (Quartus).
  • Experience developing logic for FPGA-based SoC devices (such as Xilinx Zynq or Intel Arria) using bus interconnects like AXI.
  • Experience with version control tools such as Git using best practices.
BONUS QUALIFICATIONS:
  • Experience using lab tools (logic analyzers, oscilloscopes) for hardware debugging and board bring-up.
  • Experience with High-Level Synthesis (HLS) or Vitis tools.
  • Experience with DSP and algorithm development.
  • Experience with modern verification methodologies like UVM.
  • Experience in Linux environments with scripting in Python, TCL, or Bash.
  • Experience with industrial safety systems and Functional Safety development processes.

The base pay will be dependent on your skills, work experience, location, and qualifications. This role may also be eligible for equity & benefits. ($133,600-$200,00)

We acknowledge the confidence gap at Ouster. You do not need to meet all of these requirements to be the ideal candidate for this role.

Ouster is an Equal Employment Opportunity employer that pursues and hires a diverse workforce. Ouster does not make employment decisions on the basis of race, color, religion, ethnic or national origin, nationality, sex, gender, gender-identity, sexual orientation, disability, age, military status, or any other basis protected by local, state, or federal laws. Ouster also strives for a healthy and safe workplace, and prohibits harassment of any kind. Pursuant to the San Francisco Fair Chance Ordinance, Ouster considers qualified applicants with arrest and conviction records for employment. If you have a disability or special need that requires accommodation, please let us know.


 

Skills Required

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or equivalent
  • 2+ years of FPGA development experience
  • HDL code development, simulation, testbench development, synthesis, and timing closure experience
  • High proficiency in SystemVerilog or Verilog
  • Proficiency in C or C++
  • Experience with AMD Xilinx Vivado or Intel/Altera Quartus FPGA toolchains
  • Experience developing logic for FPGA-based SoC devices using bus interconnects such as AXI
  • Experience using Git and version control best practices
  • Experience with logic analyzers and oscilloscopes for hardware debugging and board bring-up
  • Experience with High-Level Synthesis or Vitis tools
  • Experience with DSP and algorithm development
  • Experience with UVM or modern verification methodologies
  • Experience with Linux and scripting in Python, TCL, or Bash
  • Experience with industrial safety systems and functional safety development processes
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Francisco, CA
223 Employees
Year Founded: 2015

What We Do

At Ouster, we build digital lidar sensors and perception tools for engineers, roboticists, and researchers so they can make the world safer and more efficient. If you’re motivated by solving big problems, we’re hiring key roles across the company and need your help to build the eyes of autonomy! Check out https://ouster.com/careers/ for open roles.

Similar Jobs

BAE Systems, Inc. Logo BAE Systems, Inc.

Senior Design Verification Engineer - FPGA

Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Hybrid
San Diego, CA, USA
40000 Employees
97K-165K Annually

Boeing Logo Boeing

ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTV

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
Mountain View, CA, USA
170000 Employees
165K-267K Annually
In-Office
Milpitas, CA, USA
10001 Employees
167K-245K Annually

Boeing Logo Boeing

ASIC / FPGA Design Verification Engineer - (Lead or Senior)

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
El Segundo, CA, USA
170000 Employees
146K-223K Annually

Similar Companies Hiring

OmniCable Thumbnail
Other
Houston, Texas
815 Employees
LTX Thumbnail
Robotics • Conversational AI • Generative AI
Jerusalem, Israel
200 Employees
Revel Thumbnail
Aerospace • Hardware • Robotics • Software
Marina Del Rey, California
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account