Get the job you really want.

Top Tech Jobs & Startup Jobs

5 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
The Package Design Engineer will lead the design of semiconductor packaging solutions, focusing on heterogeneous integration. Responsibilities include collaborating with various engineering teams, managing package layouts, supporting manufacturing and assembly, and ensuring design reliability while optimizing performance for advanced packaging architectures.
Top Skills: AutocadCadence ApdSolidworks
Reposted 8 Days Ago
Hyderabad, Telangana, IND
Junior
Junior
Artificial Intelligence • Machine Learning
The Compiler Engineer will expand backend functionality and optimizations for Celestial AI's Machine Learning accelerator. Responsibilities include design and improvement of compiler performance, output analysis, and collaboration with hardware teams to enhance architecture and software compilers.
14 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
Celestial AI is seeking a Package Reliability Engineer to conduct reliability analysis, manage OSAT collaborations, and perform failure analysis for 2.5D/3D advanced packaging. The role involves evaluating materials, developing stress test plans, and ensuring compliance with industry standards to enhance package manufacturability and reliability.
Top Skills: AbaqusAnsysC-SamComsolEbsdFibSemTemX-Ray Ct
14 Days Ago
2 Locations
Senior level
Senior level
Artificial Intelligence • Machine Learning
As a Digital Design Engineer, you will design, implement, and optimize DSP algorithms for high-speed communication systems, collaborating with cross-functional teams. The role involves algorithm optimization, simulation using MATLAB/Simulink, and integrating DSP algorithms into larger systems.
Top Skills: MatlabSimulinkSystem Verilog
16 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
The Senior SoC Design and Integration Engineer will drive SoC design, integration, and implementation, focusing on high-speed interfaces and ASIC execution. Responsibilities include RTL design, IP verification, and working closely with teams for seamless SoC bring-up and debugging. Candidates should have strong problem-solving skills and collaborate across multiple teams to validate and integrate SoCs effectively.
21 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
The Mixed-Signal Verification Engineer will develop and maintain mixed-signal ASIC simulation environments, collaborate with design teams, analyze system-level performance, create simulation test plans, and support silicon validation efforts by correlating simulation results with lab measurements.
Top Skills: Analog SimulationMixed-Signal AsicsMixed-Signal Simulation ToolsPythonSystemverilogTclVerilog-A
22 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
As a Senior Firmware Architect, you will lead the architecture and development lifecycle of an AI platform using Celestial AI's Photonic Fabric. Responsibilities include defining firmware architecture and APIs, collaborating with hardware and software teams, participating in requirements gathering, and ensuring code quality through reviews and documentation.
Top Skills: ArmAxiC/C++DdrEmbedded LinuxEthernetFibre ChannelHbmI2CInfinibandJtagLinuxPciePythonRdmaRtosRustSpiUartX86
22 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
The Senior ASIC/VLSI Synthesis and Design Engineer will develop high-performance, low-power digital designs for ASICs and SoCs, focusing on optimizing power, performance, and area, ensuring timing closure, and conducting post-silicon validation. This role includes collaboration with cross-functional teams, implementing synthesis methodologies, and performing power analysis.
Top Skills: AsicCadenceConformal LecDcEda ToolsGenusMentorPerlPrimetimePythonSynopsysSystemverilogTclTempusVerilogVlsi
Reposted 23 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
As a Chiplet Design Verification Lead, you'll oversee verification strategy and execution for complex IP, manage a team of verification engineers, and collaborate with architects and design teams to ensure successful product releases. Your responsibilities include defining verification plans and leading the verification of a complex 5nm SoC with high-speed interfaces.
Reposted 23 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
The SoC Design Verification Lead will lead the verification strategy and execution for complex 5nm SoCs, collaborating with architects and design engineers, reviewing verification test plans, and mentoring a team of engineers. This role is crucial for ensuring successful product releases and first-pass tapeout success.
All Filters
Date Posted
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account