Senior Verification Design Engineer

| San Diego, CA
Sorry, this job was removed at 8:35 a.m. (CST) on Wednesday, December 1, 2021
Find out who's hiring in San Diego, CA.
See all Developer + Engineer jobs in San Diego, CA
Apply
By clicking Apply Now you agree to share your profile information with the hiring company.

INNOPHASE is a rapidly growing ultralow-power wireless semiconductor startup with headquarters located in San Diego, CA. We are developing complete wireless solutions with significantly differentiated power dissipation/performance tradeoffs. Our innovative technology also dramatically improves wireless product flexibility and ease-of-use for product developers. We are looking for driven candidates to join our fast-paced and motivated team. This role is an excellent opportunity for someone that enjoys a small and agile group where you can make a great impact.

As a Senior Verification Design Engineer, you will contribute towards our execution and design verification plans of 5G cellular base stations. You will work closely with our verification team in the US, India and Sweden.

Key Responsibilities

  • Construct IP, SoC level test benches using verification components developed at the IP level. Test bench architecture for random/directed testing, stimulus generation, and checking to include custom and off the shelf VIP/UVCs.
  • Develop and execute verification plans based on design specifications and collaboration with architects and designers.
  • Construct HW/SW Co-Verification
  • Be part of a dynamic and functionally diverse team with opportunities for gaining exposure to modeling (TLM), HW emulation/acceleration, and SW driven verification.
  • Utilize constrained random verification, functional coverage, code coverage and assertions to achieve goals.

Job Requirements

  • Master’s degree in engineering (or equivalent).
  • Five years of experience in design verification - Proven experience in full chip verification from test plan development to tape-out sign-off.
  • Experience constructing chip-level System Verilog and UVM test bench environments, writing System Verilog Assertions (SVAs), with embedded software design and test.
  • Experience executing block or chip-level verification plans.
  • Experience with HW/SW Co-Verification - Developing test benches, test cases/use-cases, APIs, their execution, and debug.
  • Excellent debug skills, with experience debugging RTL in block and/or chip-level environments.
  • Extensive experience with a variety of verification tools and environments, and a deep understanding of their differences and capabilities to optimize the right methodology with schedules as the top priority.
  • Experienced in SystemVerilog, UVM, and scripting languages like Python and Tcl.
  • Expertise in using industry standard simulation tools such as NC Verilog, VCS, QuestaSim, etc.
  • Excellent communication skills, energetic and self-motivated.
More Information on InnoPhase
InnoPhase operates in the Semiconductor industry. The company is located in San Jose, CA. InnoPhase was founded in 2013. It has 70 total employees. It offers perks and benefits such as Flexible Spending Account (FSA), Disability insurance, Dental insurance, Vision insurance, Health insurance and Life insurance. To see all 4 open jobs at InnoPhase, click here.
Read Full Job Description
Apply Now
By clicking Apply Now you agree to share your profile information with the hiring company.

Similar Jobs

Apply Now
By clicking Apply Now you agree to share your profile information with the hiring company.
Learn more about InnoPhaseFind similar jobs