| Sacramento, CA
Apply Now
By clicking continue you agree to Built In’s Privacy Policy and Terms of Use.
What you do at AMD changes everything

At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies - building blocks for gaming, immersive platforms, and the data center.

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the "extra mile" to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.



As a Design Verification Engineer, you will work with leading industry tools and design/verification concepts to assist in developing the design, verification and infrastructure components of a variety of digital design blocks which are a part of the Graphics Core IP (GFXIP) at AMD. You will work closely with senior design and verification engineers to help develop a testplan for pre-silicon Digital Design Verification, assist in the development of a testbench to exercise the design, develop test-cases based on the testplan and coverpoints/assertions to achieve verification closure. You will also manage, and monitor regression runs for different blocks, report bugs/failures that occur, and actively debug the failures found.

A project usually has a year timeline and there are many products that the GFXIP is deployed into, including main-stream, mobile, workstation, machine-intelligence GPUs, APUs and gaming consoles.


The ideal candidate will have a strong interest in Computer Architecture, Digital Logic Design and Verification and should strive to continuously learn on the job. Excellent communication, organization and teamwork skills are paramount, as is the ability to identify and tackle different problems with diligence, whether it is a tool, flow or process issue, or a logic design and verification issue. You should be able strike a balance between collaborative problem-solving and independent solution development.

  • Design Verification of digital design blocks:
    • Help create a test plan that outlines required verification work for project.
    • Produce verification code that tests RTL design functionality using UVM (Digital design verification framework built using SystemVerilog) as per test plan.
    • Write cover points to make sure verification items are properly exercised.
    • Work on necessary debugging of verification code; fix tests to hit cover points if coverage is failing.
    • Use Formal Verification techniques as needed.
  • Manage and monitor regressions (regular repeated runs of same set of mostly random tests) for team's blocks and fix errors in failing tests.
  • Generate and analyze coverage reports to ensure exhaustive verification of the design and all possible end-cases.
  • Write and edit csh, perl, python or ruby scripts to automate verification.
  • Regular review and sign-off of design verifcation work at key project milestones.

  • Solid fundamental understanding of Computer Architecture and Digital Design concepts.
  • Strong background in OOP coding techniques.
  • Exposure to Verilog or SystemVerilog.
  • Familiarity with scripting languages: perl or tcl or ruby or Bash or python, etc.
  • Strong analytical skills and attention to detail.
  • Excellent written and verbal communication skills.

  • Will get an understanding of how TLBs, data caches, data transfer protocols, data compression algorithms, threading, pipelining, timing analysis, and other computer architecture concepts are used in commercial ASIC design and verification.
  • Opportunity to learn end to end Graphics Accelerator Pipeline and Graphics rendering concepts such as rasterization and ray tracing
  • Will build expertise in Verilog, SystermVerilog, and OOP techniques used in complex design development.
  • Universal Verification Methodology (UVM), and SystemVerilog Assertion Based Verifcation (ABV).
  • Exposure to Formal Verification Techniques.
  • Work with sophisticated industry standard tools such as Synosys VCS, Verdi, VC Formal, etc.
  • Be directly involved in the development of next-generation computer products.
  • Develop communication skills further in a professional environment; meet and connect with industry experts and professionals

  • Bachelor's Degree in Computer, Electrical, Mechatronics Engineering or Engineering Science or similar

LOCATION: Roseville, CA


Requisition Numbe r: 160684
Country: United States State: California City: Roseville
Job Function: Design

Benefits offered are described here .

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.
More Information on AMD
AMD operates in the Semiconductor industry. The company is located in Santa Clara, CA, Bellevue, WA, Fort Collins, CO, Austin, TX, Houston, TX, Orlando, FL and Boxborough, MA. AMD was founded in 1969. It has 18649 total employees. It offers perks and benefits such as Flexible Spending Account (FSA), Disability Insurance, Dental Benefits, Vision Benefits, Health Insurance Benefits and Life Insurance. To see all 281 open jobs at AMD, click here.
Read Full Job Description
Apply Now
By clicking continue you agree to Built In’s Privacy Policy and Terms of Use.

Similar Jobs

Apply Now
By clicking continue you agree to Built In’s Privacy Policy and Terms of Use.
Save jobView AMD's full profileFind similar jobs